




## U74LVC1G74

CMOS IC

### SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET



#### DESCRIPTION

This single positive-edge-triggered D-type flip-flop is designed for 1.65V to 5.5V  $V_{CC}$  operation.

A low level at the preset ( $\overline{PRE}$ ) or clear ( $\overline{CLR}$ ) input sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### FEATURES


- \* Supports 5-V  $V_{CC}$  operation
- \* Inputs accept voltages to 5.5V
- \* Max  $t_{pd}$  of 5.9ns at 3.3V
- \* Typical  $V_{OLP} < 0.8V$  at  $V_{CC} = 3.3V$ ,  $T_A = 25^\circ C$
- \* Typical  $V_{OHV} > 2V$  at  $V_{CC} = 3.3V$ ,  $T_A = 25^\circ C$
- \* Low Power Consumption,  $I_{CC} = 10\mu A$  (Max.)
- \*  $I_{off}$  Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection

#### ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC1G74L-S08-R	U74LVC1G74G-S08-R	SOP-8	Tape Reel

<p>U74LVC1G74G-S08-R</p> <pre>                        --- (1) Packing Type                --- (2) Package Type                --- (3) Green Package           </pre>	<p>(1) R: Tape Reel  (2) S08: SOP-8  (3) G: Halogen Free and Lead Free, L: Lead Free</p>
--	--

MARKING



PIN CONFIGURATION




FUNCTION TABLE

INPUTS				OUTPUT	
PRE-bar	CLR-bar	CLK	D	Q	Q-bar
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q0	Q0-bar

\* This configuration is unstable, it does not persist when PRE-bar or CLR-bar returns to high level.

LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified) (Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	-0.5~6.5	V
Input Voltage	$V_{IN}$	-0.5~ 6.5	V
Voltage range applied to any output in the high-impedance or power-off state	$V_{OUT}$	-0.5~ 6.5	V
Voltage range applied to any output in the high or low state	$V_{OUT}$	-0.5~ $V_{CC}+0.5$	V
Input Clamp Current( $V_{IN}<0$ )	$I_{IK}$	-50	mA
Output Clamp Current( $V_{OUT}<0$ )	$I_{OK}$	-50	mA
Output Current	$I_{OUT}$	$\pm 50$	mA
$V_{CC}$ or GND Current	$I_{CC}$	$\pm 100$	mA
Storage Temperature	$T_{STG}$	-65 ~ +150	°C

Notes: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	$V_{CC}$		1.65		5.5	V
Input Voltage	$V_{IN}$		0		5.5	V
Output Voltage	$V_{OUT}$		0		$V_{CC}$	V
High-level input voltage	$V_{IH}$	$V_{CC}=1.65V$ to 1.95V	$0.65 \times V_{CC}$			V
		$V_{CC}=2.3V$ to 2.7V	1.7			
		$V_{CC}=3V$ to 3.6V	2			
		$V_{CC}=4.5V$ to 5.5V	$0.7 \times V_{CC}$			
Low-level input voltage	$V_{IL}$	$V_{CC}=1.65V$ to 1.95V			$0.35 \times V_{CC}$	V
		$V_{CC}=2.3V$ to 2.7V			0.7	
		$V_{CC}=3V$ to 3.6V			0.8	
		$V_{CC}=4.5V$ to 5.5V			$0.3 \times V_{CC}$	
High-level Output Current	$I_{OH}$	$V_{CC}=1.65V$			-4	mA
		$V_{CC}=2.3V$			-8	
		$V_{CC}=3V$			-16	
		$V_{CC}=4.5V$			-32	
Low-level Output Current	$I_{OL}$	$V_{CC}=1.65V$			4	mA
		$V_{CC}=2.3V$			8	
		$V_{CC}=3V$			16	
		$V_{CC}=4.5V$			32	
Input Transition Rise or Fall Rate	$\Delta t/\Delta v$	$V_{CC}=1.8V \pm 0.15V,$ $2.5V \pm 0.2V$			20	ns/V
		$V_{CC}=3.3V \pm 0.3V,$			10	
		$V_{CC}=5V \pm 0.5V,$			5	
Operating Temperature	$T_A$		-40		+85	°C

Note: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

### ■ STATIC CHARACTERISTICS

(All typical values are at  $V_{CC}=3.3V$ ,  $T_A=25^\circ C$ , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
High-Level Output Voltage	$V_{OH}$	$V_{CC}=1.65V$ to $5.5V$ , $I_{OH}=-100\mu A$	$V_{CC}-0.1$			V	
		$V_{CC}=1.65V$ , $I_{OH}=-4mA$	1.2				
		$V_{CC}=2.3V$ , $I_{OH}=-8mA$	1.9				
		$V_{CC}=3V$	$I_{OH}=-16mA$	2.4			
		$I_{OH}=-24mA$	2.3				
		$V_{CC}=4.5V$ , $I_{OH}=-32mA$	3.8				
Low-Level Output Voltage	$V_{OL}$	$V_{CC}=1.65V$ to $5.5V$ , $I_{OL}=100\mu A$			0.1	V	
		$V_{CC}=1.65V$ , $I_{OL}=4mA$			0.45		
		$V_{CC}=2.3V$ , $I_{OL}=8mA$			0.3		
		$V_{CC}=3V$	$I_{OL}=16mA$		0.4		
		$I_{OL}=24mA$		0.55			
		$V_{CC}=4.5V$ , $I_{OH}=32mA$			0.55		
Input Leakage Current	$I_{I(LEAK)}$	$V_{CC}=0V \sim 5.5V$ , $V_{IN}=5.5V$ or GND			$\pm 5$	$\mu A$	
Power OFF Leakage Current	$I_{off}$	$V_{CC}=0V$ , $V_{IN}$ or $V_{OUT}=5.5V$			$\pm 10$	$\mu A$	
Quiescent Supply Current	$I_Q$	$V_{CC}=1.65V$ to $5.5V$ , $V_{IN}=5.5V$ or GND $I_{OUT}=0$			10	$\mu A$	
Additional Quiescent Supply Current Per Input Pin	$\Delta I_Q$	$V_{CC}=3V$ to $5.5V$ , One input at $V_{CC}-0.6V$ , Other inputs at $V_{CC}$ or GND			500	$\mu A$	
Input Capacitance	$C_{IN}$	$V_{CC}=3.3V$ , $V_{IN}=V_{CC}$ or GND		5		pF	

### ■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Clock frequency	$f_{clock}$	$V_{CC}=1.8V$			80	MHz
		$V_{CC}=2.5V$			175	MHz
		$V_{CC}=3.3V$			175	MHz
		$V_{CC}=5.0V$			200	MHz
Pulse duration	$t_w$	$V_{CC}=1.8V$	CLK	6.2		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	6.2		ns
		$V_{CC}=2.5V$	CLK	2.7		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	2.7		ns
		$V_{CC}=3.3V$	CLK	2.7		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	2.7		ns
		$V_{CC}=5.0V$	$\overline{PRE}$ or $\overline{CLR}$ Low	2		ns
				2		ns
Setup time before CLK $\uparrow$ from Data to $\overline{PRE}$ or $\overline{CLR}$ inactive	$t_{su}$	$V_{CC}=1.8V$	CLK	2.9		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	1.9		
		$V_{CC}=2.5V$	CLK	1.7		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	1.4		
		$V_{CC}=3.3V$	CLK	1.3		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	1.2		ns
		$V_{CC}=5.0V$	CLK	1.1		ns
			$\overline{PRE}$ or $\overline{CLR}$ Low	1.0		ns
Hold time, data after CLK $\uparrow$	$t_h$	$V_{CC}=1.8V$	0		ns	
		$V_{CC}=2.5V$	0.3		ns	
		$V_{CC}=3.3V$	1.2		ns	
		$V_{CC}=5.0V$	0.5		ns	


■ SWITCHING CHARACTERISTICS (See Fig. 1 and Fig. 2 for test circuit and waveforms.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Minimum Frequency Response	$f_{Max}$	$V_{CC}=1.8V$	80			MHz
		$V_{CC}=2.5V$	175			MHz
		$V_{CC}=3.3V$	175			MHz
		$V_{CC}=5.0V$	200			MHz
Propagation delay from input (CLK) to output(Q)	$t_{PLH}/t_{PHL}$	$V_{CC}=1.8V$	4.8		13.4	ns
		$V_{CC}=2.5V$	2.2		7.1	ns
		$V_{CC}=3.3V$	2.2		5.9	ns
		$V_{CC}=5.0V$	1.4		4.1	ns
Propagation delay from input (CLK) to output( $\bar{Q}$ )	$t_{PLH}/t_{PHL}$	$V_{CC}=1.8V$	6		14.4	ns
		$V_{CC}=2.5V$	3		7.7	ns
		$V_{CC}=3.3V$	2.6		6.2	ns
		$V_{CC}=5.0V$	1.6		4.4	ns
Propagation delay from input ( $\overline{PRE}$ or $\overline{CLR}$ ) to output(Q or $\bar{Q}$ )	$t_{PLH}/t_{PHL}$	$V_{CC}=1.8V$	4.4		12.9	ns
		$V_{CC}=2.5V$	2.3		7	ns
		$V_{CC}=3.3V$	1.7		5.9	ns
		$V_{CC}=5.0V$	1.6		4.1	ns

■ OPERATING CHARACTERISTICS( $T_A=25^\circ C$ , unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power Dissipation Capacitance	$C_{PD}$	$f=10MHz$	$V_{CC}=1.8V$		35		pF
			$V_{CC}=2.5V$		35		pF
			$V_{CC}=3.3V$		37		pF
			$V_{CC}=5.0V$		40		pF

■ TEST CIRCUIT AND WAVEFORMS




**TEST CIRCUIT**


Note:  $C_L$  includes probe and jig capacitance.

**Fig. 1 Load circuitry for switching times.**

$V_{CC}$	Inputs		$V_M$	$C_L$	$R_L$
	$V_{IN}$	$t_R, t_F$			
1.8V	$V_{CC}$	$\leq 2\text{ns}$	$V_{CC}/2$	30pF	1K $\Omega$
2.5V	$V_{CC}$	$\leq 2\text{ns}$	$V_{CC}/2$	30pF	500 $\Omega$
3.3V	3V	$\leq 2.5\text{ns}$	1.5V	50pF	500 $\Omega$
5V	$V_{CC}$	$\leq 2.5\text{ns}$	$V_{CC}/2$	50pF	500 $\Omega$



■ TEST CIRCUIT AND WAVEFORMS(Cont.)



Note: All input pulses are supplied by generators having the following characteristics: PRR $\leq$ 10MHz,  $Z_o=50\Omega$

**Fig. 2 Propagation delay from input to output and input voltage waveforms.**

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.