



U74HC595E

Preliminary

CMOS IC

8-BIT SERIAL-IN SHIFT REGISTER WITH LATCHED 3-STATE PARALLEL OUTPUTS, PROVIDING SERIAL OUTPUT

DESCRIPTION

The UTC **U74HC595E** contains an 8-bit register with asynchronous reset input and an 8-bit latch with output. The Serial Data Input (SER) will shift into the internal shift register during every LOW-to-HIGH transition on the Shift Clock. The latch will latch the 8-bit data from the shift register during the LOW-to-HIGH transition on the Latch Clock. The shift register also provides a serial output.

FEATURES



- * Operation Voltage Range: 2V ~ 6V
- * High Noise Immunity
- * Output Compatibility with CMOS and TTL
- * Specified from -40°C ~ +125°C

ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74HC595EL-S16-R	U74HC595EG-S16-R	SOP-16	Tape Reel
U74HC595EL-P16-R	U74HC595EG-P16-R	TSSOP-16	Tape Reel

U74HC595EG-S16-R	(1) Packing Type (2) Package Type (3) Green Package	(1) R: Tape Reel (2) S16: SOP-16, P16: TSSOP-16 (3) G: Halogen Free and Lead Free, L: Lead Free
------------------	---	---

MARKING



■ PIN CONFIGURATION



■ FUNCTION TABLE

FUNCTION	INPUTS					OUTPUTS	
	SRCLK	RCLK	$\overline{OE}$	$\overline{SRCLR}$	SER	QH'	Qn
A Low-Level on $\overline{SRCLR}$ only affects the shift registers.	X	X	L	L	X	L	NC
Empty shift register loaded into storage register.	X	↑	L	L	X	L	L
Shift register clear. Parallel outputs in high-impedance OFF-state	X	X	H	L	X	L	Z
Logic high level shifted into the first shift register. Contents of all shift register stages shifted through, e.g. previous state of stage G(internal QG') appears on the serial output(QH').	↑	X	L	H	H	QG'	NC
Contents of shift register stages (internal Qn') are transferred to the storage register and parallel output stages.	X	↑	L	H	X	NC	Qn'
Contents of shift register shifted through. Previous contents of the shift register is transferred to the storage register and the parallel output stages.	↑	↑	L	H	X	QG'	Qn'

Note: H : HIGH voltage level.

L : LOW voltage level.

X : Don't care.


Z : High impedance OFF-state.

NC: No change.


↑ : Low-to-High transition.

↓ : High-to-Low transition.

■ LOGIC DIAGRAM



■ TIMING DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^{\circ}\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage		V_{CC}		-0.5 ~ 7.0	V
Input Clamp Current		I_{IK} (Note 2)	$V_{IN} < 0$ or $V_{IN} > V_{CC}$	± 20	mA
Output Clamp Current		I_{OK} (Note 2)	$V_{OUT} < 0$ or $V_{OUT} > V_{CC}$	± 20	mA
Output Current		I_{OUT}		± 35	mA
V_{CC} or GND Current		I_{CC}		± 70	mA
Power Dissipation	SOP-16	P_D		500	mW
	TSSOP-16			450	mW
Storage Temperature		T_{STG}		-65 ~ +150	$^{\circ}\text{C}$
Electrostatic Discharge		$V_{(ESD)}$	Human-Body Model (HBM) Per JESD22-A114/115	2000	V

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING COMDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}		2		6	V
Input Voltage	V_{IN}		0		V_{CC}	V
Output Voltage	V_{OUT}		0		V_{CC}	V
Operating Temperature	T_A		-40		+125	$^{\circ}\text{C}$
Input Transition Rise or Fall Time	t_R / t_F	$V_{CC}=2V$			200	ns
		$V_{CC}=4.5V$			100	ns
		$V_{CC}=6V$			100	ns

■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	T _A =25°C			T _A =-40°C~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Input Voltage	V _{IH}	V _{CC} =2V	1.5			1.5			V
		V _{CC} =3V	2.1			2.1			V
		V _{CC} =4.5V	3.15			3.15			V
		V _{CC} =6V	4.2			4.2			V
Low-Level Input Voltage	V _{IL}	V _{CC} =2V			0.5			0.5	V
		V _{CC} =3V			0.9			0.9	V
		V _{CC} =4.5V			1.35			1.35	V
		V _{CC} =6V			1.8			1.8	V
High-Level Output Voltage, Q _A -Q _H	V _{OH}	V _{CC} =2V, I _{OH} =-20μA	1.9	2.0		1.9			V
		V _{CC} =4.5V, I _{OH} =-20μA	4.4	4.5		4.4			V
		V _{CC} =6V, I _{OH} =-20μA	5.9	6.0		5.9			V
		V _{CC} =3V, I _{OH} =-2.4mA	2.48			2.3			V
		V _{CC} =4.5V, I _{OH} =-6mA	3.98			3.7			V
		V _{CC} =6V, I _{OH} =-7.8mA	5.48			5.2			V
Low-Level Output Voltage, Q _A -Q _H	V _{OL}	V _{CC} =2V, I _{OL} =20μA		0.002	0.1			0.1	V
		V _{CC} =4.5V, I _{OL} =20μA		0.001	0.1			0.1	V
		V _{CC} =6V, I _{OL} =20μA		0.001	0.1			0.1	V
		V _{CC} =3V, I _{OL} =2.4mA			0.26			0.4	V
		V _{CC} =4.5V, I _{OL} =6mA			0.26			0.4	V
		V _{CC} =6V, I _{OL} =7.8mA			0.26			0.4	V
High-Level Output Voltage, Q _H '	V _{OH}	V _{CC} =2V, I _{OH} =-20μA	1.9	2.0		1.9			V
		V _{CC} =4.5V, I _{OH} =-20μA	4.4	4.5		4.4			V
		V _{CC} =6V, I _{OH} =-20μA	5.9	6.0		5.9			V
		V _{CC} =3V, I _{OH} =-2.4mA	2.48			2.3			V
		V _{CC} =4.5V, I _{OH} =-4mA	3.98			3.7			V
		V _{CC} =6V, I _{OH} =-5.2mA	5.48			5.2			V
Low-Level Output Voltage, Q _H '	V _{OL}	V _{CC} =2V, I _{OL} =20μA		0.002	0.1			0.1	V
		V _{CC} =4.5V, I _{OL} =20μA		0.001	0.1			0.1	V
		V _{CC} =6V, I _{OL} =20μA		0.001	0.1			0.1	V
		V _{CC} =3V, I _{OL} =2.4mA			0.26			0.4	V
		V _{CC} =4.5V, I _{OL} =4mA			0.26			0.4	V
		V _{CC} =6V, I _{OL} =5.2mA			0.26			0.4	V
Input Leakage Current	I _{I(LEAK)}	V _{CC} =6V, V _{IN} =V _{CC} or GND			±0.1			±1	μA
Output Off-State Current	I _{OZ}	V _{CC} =6V, V _{OUT} =V _{CC} or GND			±0.5			±10	μA
Quiescent Supply Current	I _{CC}	V _{CC} =6V, V _{IN} =V _{CC} or GND, I _{OUT} =0			8			160	μA

■ DYNAMIC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS		T _A =25°C			T _A =-40°C~+125°C			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
Maximum Clock Pulse Frequency	f _{max}	C _L =50pF	V _{CC} =2V	5	7		3			MHz
			V _{CC} =4.5V	15	25		9			MHz
			V _{CC} =6V	18	30		12			MHz
Propagation Delay From Input (SRCLK) to Output (Q _H)	t _{PD}	C _L =50pF	V _{CC} =2V		115	160			285	ns
			V _{CC} =4.5V		40	60			100	ns
			V _{CC} =6V		35	50			80	ns
Propagation Delay From Input (RCLK) to Output (Q _A -Q _H)		C _L =50pF	V _{CC} =2V		35	140			265	ns
			V _{CC} =4.5V		22	28			53	ns
			V _{CC} =6V		18	24			45	ns
		C _L =150pF	V _{CC} =2V		60	200			250	ns
			V _{CC} =4.5V		35	40			50	ns
			V _{CC} =6V		25	34			43	ns
Propagation Delay From Input (SRCLR) to Output (Q _H)	t _{PHL}	C _L =50pF	V _{CC} =2V		96	145			265	ns
			V _{CC} =4.5V		35	50			90	ns
			V _{CC} =6V		30	45			80	ns
Propagation Delay From Input ($\overline{\text{OE}}$) to Output (Q _A -Q _H)	t _{en}	C _L =50pF	V _{CC} =2V		35	135			225	ns
			V _{CC} =4.5V		20	27			45	ns
			V _{CC} =6V		14	23			38	ns
		C _L =150pF	V _{CC} =2V		60	200			250	ns
			V _{CC} =4.5V		28	40			50	ns
			V _{CC} =6V		23	34			43	ns
Propagation Delay From Input ($\overline{\text{OE}}$) to Output (Q _A -Q _H)	t _{dis}	C _L =50pF	V _{CC} =2V		35	150			250	ns
			V _{CC} =4.5V		20	30			50	ns
			V _{CC} =6V		14	26			43	ns
Output Transition Time (Q _A -Q _H)	t _t	C _L =50pF	V _{CC} =2V		35	60			75	ns
			V _{CC} =4.5V		13	12			15	ns
			V _{CC} =6V		10	10			13	ns
		C _L =150pF	V _{CC} =2V		35	210			265	ns
			V _{CC} =4.5V		20	42			53	ns
			V _{CC} =6V		14	36			45	ns
Output Transition Time (Q _H)		C _L =50pF	V _{CC} =2V		35	75			95	ns
			V _{CC} =4.5V		13	15			19	ns
			V _{CC} =6V		10	13			16	ns


■ TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITIONS	T _A =25°C			T _A =-40°C~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Pulse Duration, SRCLK or RCLK High or Low	t _w	V _{CC} =2V	80			110			ns
		V _{CC} =4.5V	16			22			ns
		V _{CC} =6V	14			19			ns
Pulse Duration, SRCLR Low		V _{CC} =2V	80			110			ns
		V _{CC} =4.5V	16			22			ns
		V _{CC} =6V	14			19			ns
Setup Time, SER Before SRCLK↑	t _{su}	V _{CC} =2V	100			125			ns
		V _{CC} =4.5V	20			25			ns
		V _{CC} =6V	17			21			ns
Setup Time, SRCLK↑ Before RCLK↑		V _{CC} =2V	75			94			ns
		V _{CC} =4.5V	15			19			ns
		V _{CC} =6V	13			16			ns
Setup Time, $\overline{\text{SRCLR}}$ Low Before RCLK↑		V _{CC} =2V	50			65			ns
		V _{CC} =4.5V	10			13			ns
		V _{CC} =6V	9			11			ns
Setup Time, $\overline{\text{SRCLR}}$ High (inactive) Before SRCLK↑		V _{CC} =2V	50			60			ns
		V _{CC} =4.5V	10			12			ns
		V _{CC} =6V	9			11			ns
Hold Time, SER After SRCLK↑	t _H	V _{CC} =2V	3			3			ns
		V _{CC} =4.5V	3			3			ns
		V _{CC} =6V	3			3			ns

■ OPERATING CHARACTERISTIC

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C _{IN}	V _{CC} =6V, V _{IN} =V _{CC} or GND			10	pF
Power Dissipation Capacitance	C _{PD}	No load		400		pF

■ TEST CIRCUIT AND WAVEFORMS




Note: C_L includes probe and jig capacitance. $C_L=50\text{pF}$ or 150pF , $R_L=1\text{K}\Omega$

TEST	K1	K2
t_{PLH}/t_{PHL}	Open	Open
t_{PHZ}/t_{PZH}	Open	Close
t_{PLZ}/t_{PZL}	Close	Open


t_{PD} is the same as t_{PHL} and t_{PLH} .

t_{en} is the same as t_{PZL} and t_{PZH} .


t_{dis} is the same as t_{PLZ} and t_{PHZ} .




Voltage Waveforms, Pulse Duration



Voltage Waveforms
Setup and hold and input rise and fall times



Voltage Waveforms Propagation Delays



Voltage Waveforms Propagation Delays

Note: All input pulses are supplied by generators having the following characteristics:

$P_{RR} \leq 1\text{MHz}$, $Z_O = 50\Omega$, $t_r \leq 3\text{ns}$, $t_f \leq 3\text{ns}$.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.