



UD36301


Preliminary

LINEAR INTEGRATED CIRCUIT

36V, 3A, 520kHz SYNCHRONOUS STEP-DOWN CONVERTER

■ DESCRIPTION

The UTC **UD36301** is an easy to use synchronous step-down Buck. Which integrated low on resistance high-side and low-side power MOSFETs. The UTC **UD36301** can deliver 3A of output current efficiently with constant on time (COT) control for fast loop response. The UTC **UD36301** achieves high power conversion efficiency over a wide load range by scaling down the switching frequency under light-load conditions to reduce switching and gate driving losses. The UTC **UD36301** has built-in protection features, such as cycle-by-cycle current limit, hiccup mode short-circuit protection, FB open short protection and thermal shutdown in case of excessive power dissipation.



HSOP-8

■ FEATURES


- * 4.5V to 36V Wide Input Range
- * 3A Continuous Output Current
- * 120mΩ/80mΩ Internal Power MOSFETs
- * Constant On Time Control for Fast Loop Response
- * 520kHz Switching Frequency
- * Pulse Frequency Modulation at Light Load
- * Support Up to 98% Large Range Duty Cycle
- * Internal Soft Start
- * Output Voltage Adjustable from 0.8V
- * Support Pre-Biased Output Startup
- * Full Protection, Over Current Protection and Hiccup, Output Over Voltage Protection, FB Open Short Protection, Over Temperature Protection

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
UD36301L-SH2-R	UD36301G-SH2-R	HSOP-8	Tape Reel

<p>UD36301G-SH2-R</p> <ul style="list-style-type: none">(1) Packing Type(2) Package Type(3) Green Package	<ul style="list-style-type: none">(1) R: Tape Reel(2) SH2: HSOP-8(3) G: Halogen Free and Lead Free, L: Lead Free
---	--

MARKING




PIN CONFIGURATION



PIN DESCRIPTION

PIN NO.	PIN NAME	PIN	DESCRIPTION
1	BST	O	Bootstrap capacitor connection for high-side FET driver. Connect a high quality 100nF capacitor from this pin to the SW pin.
2	V _{IN}	P	Supply input terminal to internal bias LDO and high-side FET. Connect to input supply and input bypass capacitors C _{IN} . Input bypass capacitors must be directly connected to this pin and GND.
3	EN	I	Precision enable input to the convertor. Do not float. High = on, Low = off. Can be tied to V _{IN} by a resistor. Precision enable input allows adjustable UVLO by external resistor divider.
4,6	NC	/	Not Connected.
5	FB	I	Feedback input to the convertor. Connect a resistor divider to set the output voltage. Never short this terminal to ground during operation.
7	GND	P	Power Ground terminal.
8	SW	O	Switching output of the convertor. Internally connected to source of the high-side FET and drain of the low-side FET. Connect to power inductor.
Exposed Pad	GND	P	Exposed Pad. Connect exposed pad to the PCB GND plane to achieve good thermal performance.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
V _{IN} to GND	V _{IN}	-0.3~38	V
SW to GND	SW	-0.7 (-5V in 10ns) ~ V _{IN} + 0.7	V
Max. Input Current to EN Pin	EN	100 (Note 2)	μA
BST to SW Voltage		-0.3 ~ 6	V
All Other Pins		-0.3 ~ 6	V
Operating Junction Temperature	T _J	-40 ~ +150	°C
Storage Temperature	T _{STG}	-55 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. For details on ENs ABS max rating, please refer to the Enable Control section.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATINGS	UNIT
BST to SW	BST	4 ~ 5	V
FB to GND	FB	0 ~ 1	V
V _{IN} to GND	V _{IN}	4.5 ~ 36	V
V _{OUT} to GND	V _{OUT}	0.8 ~ V _{IN} ×D _{MAX} (Note) or V _{OUT} <18V	V
Max Continuous Output Current	I _{OUT}	3	A

Note: D_{MAX} = T_{ON_MAX} / (T_{ON_MAX} + T_{OFF_MIN}). Typical value is 98%.

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ _{JA}	90	°C/W
Junction to Case	θ _{JC}	45	°C/W

■ ELECTRICAL CHARACTERISTICS ($V_{IN}=12V$, $V_{OUT}=2V$, $T_A=25^{\circ}C$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN} UVLO Rising Threshold	V_{IN_UVR}		4.1	4.2	4.3	V
V_{IN} UVLO Falling Threshold	V_{IN_UVF}		3.8	3.95	4.05	V
V_{IN} UVLO Hysteresis	$V_{IN_UV_hys}$			0.25		V
Shutdown Supply Current	I_{QS}	$V_{EN} < 0.3V$ $V_{IN}=24V$		1	3	μA
Quiescent Supply Current	I_Q	No load, $V_{FB}=0.83V$, No switching		150		μA
High-Side Leakage	L_{KG_HS}	$V_{EN} = 0V$, $V_{SW} = 0V$			1	μA
Low-Side Leakage	L_{KG_LS}	$V_{EN} = 0V$, $V_{SW} = 45V$			1	μA
Feedback Voltage	V_{FB}		784	800	816	mV
Hiccup Threshold	FB_UVP			300		mV
Feedback Leakage	I_{LK_FB}	$V_{EN} = 1V$, $V_{FB} = 2V$			0.1	μA
High-Side Switch on Resistance	R_{ON_HS}	$V_{BST} - V_{SW} = 5V$		120		m Ω
Low-Side Switch on Resistance	R_{ON_LS}	$V_{IN} = 12V$		80		m Ω
Low-Side Current limit	I_{LIM_LS}			3.5		A
Soft-Start time	T_{SS}	V_{FB} from 0% to 100%		2.4		ms
Oscillator Frequency	F_{SW}			0.52		MHz
Minimum Switch ON Time (Note)	T_{ON_MIN}			80		ns
Minimum Switch OFF Time (Note)	T_{OFF_MIN}			120		ns
Max. Duty Cycle	D_{MAX}			98%		%
Enable Rising Threshold	V_{EN_R}	Low to high	1.1	1.2	1.3	V
Enable Falling Threshold	V_{EN_F}	High to low	0.8	0.9	1.0	V
Enable Threshold Hysteresis	V_{EN_Hys}			0.3		V
Enable Input Resistor.	R_{EN}			1500		k Ω
Thermal Shutdown (Note)	T_{OTP_R}			150		$^{\circ}C$
OTP hysteresis (Note)	T_{OTP_Hys}			20		$^{\circ}C$

Note: Guaranteed by design.

■ FUNCTION DESCRIPTIONS

Pulse-Width Modulation (PWM) Control

The **UD36301** is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (V_{FB}) is below the reference voltage (V_{REF}), which indicates insufficient output voltage. The ON period is determined by both the output voltage and input voltage to make the switching frequency fairly constant over input voltage range.

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when V_{FB} drops below V_{REF} . By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the conduction loss. To avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

An internal compensation is applied for COT control to make a more stable operation even when ceramic capacitors are used as output capacitors, this internal compensation will then improve the jitter performance without affect the line or load regulation.


With the load current decreasing, the inductor current decrease too. Once the inductor current touch zero, the operation transit from continuous-conduction-mode (CCM) to discontinuous- conduction-mode (DCM).

When the **UD36301** works in pulse-frequency modulation (PFM) mode during light-load operation, the UD36301 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side will be off. The output capacitors discharge slowly to GND through R1 and R2. When V_{FB} drops below the reference voltage, the HS-FET is turned on again. This operation improves device efficiency greatly when the output current is small.

Enable (EN) Control

Enable (EN) is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. An internal $1.5M\Omega$ resistor from EN to GND allows EN to be floated to shut down the chip. EN is clamped internally using a 5.5V Zener diode. EN can connected to V_{IN} directly by a resistor.

The EN Pin can connect to V_{IN} by a pull-up resistor, but EN input current need below $100\mu A$. For example, if $V_{IN}=24V$, the $I_{Zener}=(24-5.5)/R_{PULL-UP} < 100\mu A$, So, $R_{PULL-UP} > 185K\Omega$.



Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The **UD36301** UVLO comparator monitors the input voltage. The UVLO rising threshold is about 4.2V, while its falling threshold is consistent 3.95V.

Internal Soft Start (SS)

Soft start (SS) prevents the converter output voltage from overshooting during start-up. When the chip starts, the internal circuitry generates a soft-start voltage (V_{SS}) which ramps up from 0V to 1V. When V_{SS} is below V_{REF} , V_{SS} overrides V_{REF} , so the error amplifier uses V_{SS} as the reference. When V_{SS} exceeds V_{REF} , the error amplifier uses V_{REF} as the reference. The V_{SS} time is set to 2.4ms internally.

Over-Current Protection (OCP) and Short Circuit Protection (SCP)

The **UD36301** has a valley current-limit control. During LS-FET on, the inductor current is monitored. If the current is higher than valley current limit, the high side will not turn on again. The output voltage drops until V_{FB} is below the under voltage (UV) threshold (typically 300mV). Once UV is triggered, the **UD36301** enters hiccup mode to restart the part periodically.

During OCP, the device attempts to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the over-current condition still holds after the soft start ends, the device repeats this operation cycle until the over-current condition is removed and the output rises back to regulation levels. OCP is a non-latch protection.

■ FUNCTION DESCRIPTIONS (Cont.)

Pre-Bias Start-Up

The **UD36301** is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If the BST voltage exceeds its rising threshold and the soft-start voltage exceeds the sensed output voltage at FB, the part works normally.

Large Duty Cycle Operation

When **UD36301** will automatically extend its switching frequency to support the application when V_{IN} is close to V_{OUT} . The frequency-extend circuit will be triggered when T_{OFF_MIN} time is reached. The **UD36301** can support up to 98% maximum duty cycle.

Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

■ APPLICATION INFORMATION

The **UD36301** output voltage can be set by the external resistor dividers. The reference voltage is fixed at 0.8V. The feedback network is shown below Figure.




Figure 1. Feedback Network

Choose R1 and R2 using Equation:

$$V_{OUT} = V_{FB} \times \frac{R1+R2}{R2} \quad (1)$$

Selecting the Inductor

For most applications, use a 3.3μH to 47μH inductor with a DC current rating at least 25% higher than the maximum load current. For the highest efficiency, use an inductor with a small DC resistance.

For most designs, the inductance value can be derived from Equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}} \quad (2)$$

Where ΔI_L is the inductor ripple current.

Choose the inductor ripple current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation:

$$I_{L_MAX} = I_{LOAD} + \frac{\Delta I_L}{2} \quad (3)$$

Table 1 lists the recommended feedback resistor values for common output voltages.

Table 1: Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	L (μH)	C _{OUT} (μF)
5	115	22	10	47
3.3	68	21.5	8.2	47

Note: For a detailed design circuit, please refer to the Typical Application Circuits.

Selecting the Output Capacitor

The output capacitor (C2, C3) maintains the DC output voltage ripple. Use ceramic, tantalum, or low-ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation:


$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C_{OUT}}\right) \quad (4)$$

Where L is the inductor value, and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

The characteristics of the output capacitor also affect the stability of the regulation system. The **UD36301** can be optimized for a wide range of capacitance and ESR values.


■ TYPICAL APPLICATION CIRCUIT

$V_{IN}=12V$, $V_{OUT}=5V/3A$



Note: C4 is optional for better transient performance.

$V_{IN}=12V$, $V_{OUT}=3.3V/3A$



Note: C4 is optional for better transient performance.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.