


**UT20N03V****Power MOSFET****20A, 30V N-CHANNEL
ENHANCEMENT MODE POWER
MOSFET TRANSISTOR****DESCRIPTION**

The UTC **UT20N03V** is an N-channel enhancement power MOSFET using UTC's advanced technology in the various components of gate charge and capacitance have been optimized to reduce switching losses. Low gate resistance and very low Miller charge enable excellent performance with both adaptive and fixed dead time gate drive circuits. Very low $R_{DS(ON)}$ has been maintained to provide a sub logic-level device, designed to minimize losses in power conversion applications.

FEATURES

- * $R_{DS(ON)} \leq 11.5 \text{ m}\Omega$ @ $V_{GS}=10\text{V}$, $I_D=20\text{A}$
- * $R_{DS(ON)} \leq 16.5 \text{ m}\Omega$ @ $V_{GS}=4.5\text{V}$, $I_D=10\text{A}$
- * $R_{DS(ON)} \leq 25.5 \text{ m}\Omega$ @ $V_{GS}=2.5\text{V}$, $I_D=7.0\text{A}$
- * High Switching Speed
- * High Current Capacity



SYMBOL**ORDERING INFORMATION**

Ordering Number		Package	Pin Assignment								Packing
Lead Free	Halogen Free		1	2	3	4	5	6	7	8	
UT20N03VL-P3030-R	UT20N03VG-P3030-R	PDFN3x3	S	S	S	G	D	D	D	D	Tape Reel
UT20N03VL-K06B-2020-R	UT20N03VG-K06B-2020-R	DFN2020-6B	D	D	G	S	D	D	-	-	Tape Reel

Note: Pin Assignment: G: Gate S: Source D: Drain

UT20N03VG-P3030-R	(1) Packing Type	(1) R: Tape Reel
	(2) Package Type	(2) P3030: PDFN3x3, K06B-2020: DFN2020-6B
	(3) Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

■ MARKING

DFN2020-6B	PDFN3×3
 N03V□ □□□□ • □□□□ L: Lead Free G: Halogen Free Date Code	 UT 20N03V • □□□□ Date Code

■ ABSOLUTE MAXIMUM RATINGS (T_C=25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V _{DSS}	30	V
Gate-Source Voltage		V _{GSS}	±12	V
Drain Current	Continuous	I _D	20	A
	Pulsed	I _{DM}	40	A
Avalanche Energy (Note 3)	Single Pulsed	E _{AS}	24.5	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	2	V/ns
Power Dissipation	DFN2020-6B	P _D	10	W
	PDFN3×3		25	W
Junction Temperature		T _J	+150	°C
Storage Temperature		T _{STG}	-55 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating: Pulse width limited by maximum junction temperature.

3. L = 0.1mH, I_{AS} = 9.9A, V_{DD} = 50V, R_G = 25Ω, Starting T_J = 25°C.

4. I_{SD} ≤ 20A, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C.

■ THERMAL DATA

PARAMETER		SYMBOL	RATINGS	UNIT
Junction to Ambient	DFN2020-6B	θ _{JA}	270	°C/W
	PDFN3×3		75	°C/W
Junction to Case	DFN2020-6B	θ _{JC}	12	°C/W
	PDFN3×3		5	°C/W

Note: Device mounted on FR-4 substrate PC board, 2oz copper, with 1inch square copper plate.





■ ELECTRICAL CHARACTERISTICS (T_J=25°C, unless otherwise specified)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS							
Drain-Source Breakdown Voltage		BV _{DSS}	I _D =250μA, V _{GS} =0V	30			V
Drain-Source Leakage Current		I _{DSS}	V _{DS} =30V, V _{GS} =0V			1	μA
Gate- Source Leakage Current	Forward	I _{GSS}	V _{GS} =+12V, V _{DS} =0V			+100	nA
	Reverse		V _{GS} =-12V, V _{DS} =0V			-100	nA
ON CHARACTERISTICS							
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250μA	0.5		1.5	V
Static Drain-Source On-State Resistance		R _{DS(ON)}	V _{GS} =10V, I _D =20A		9.5	11.5	mΩ
			V _{GS} =4.5V, I _D =10A		11.3	16.5	mΩ
			V _{GS} =2.5V, I _D =7.0A		18	25.5	mΩ
DYNAMIC PARAMETERS							
Input Capacitance		C _{ISS}	V _{GS} =0V, V _{DS} =25V, f=1.0MHz		972		pF
Output Capacitance		C _{OSS}			101		pF
Reverse Transfer Capacitance		C _{RSS}			88		pF
SWITCHING PARAMETERS							
Total Gate Charge		Q _G	V _{DS} =24V, V _{GS} =10V, I _D =20A (Note1, 2)		38		nC
Gate to Source Charge		Q _{GS}			3		nC
Gate to Drain Charge		Q _{GD}			8		nC
Turn-ON Delay Time		t _{D(ON)}	V _{DS} =15V, V _{GS} =10V, I _D =20A, R _G =3Ω (Note1, 2)		9		ns
Rise Time		t _R			18		ns
Turn-OFF Delay Time		t _{D(OFF)}			32		ns
Fall-Time		t _F			20		ns
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS							
Maximum Body-Diode Continuous Current		I _S				20	A
Maximum Body-Diode Pulsed Current		I _{SM}				40	A
Drain-Source Diode Forward Voltage		V _{SD}	I _S =1.0A, V _{GS} =0V			1.4	V
Reverse Recovery Time (Note 1)		t _{rr}	I _S =20A, V _{GS} =0V,		95		ns
Reverse Recovery Charge		Q _{rr}	dI/dt=100A/μs		79		nC

Notes: 1. Pulse Test: Pulse width ≤ 300μs, Duty cycle ≤ 2%.


2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit and Waveforms


■ TEST CIRCUITS AND WAVEFORMS




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms


TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS (Cont.)



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.